

---

# Computer Architecture and Organization

## Lecture 5

### Instruction Set Architecture (ISA)

#### Learning objective:

You can write programs in assembly for the ARC processor

1

1

### Topics of this lecture

---

- ▶ **Stack**
- ▶ **ISA (RISC/CISC)**
- ▶ **ARC, A RISC Processor**
  - ▶ **ISA**
  - ▶ **Pseudo-operations**
  - ▶ **Synthetic Instructions**
  - ▶ **Examples of Assembly Language Programs**
  - ▶ **Subroutine Linkage and Stacks**

2

2

# Stack




- ▶ **Stack/LIFO (Last In First Out):** memory organization to store and recall elements
  - ▶ only top element can be referenced
- ▶ Two instructions on top location:
  - ▶ **POP** get top location from the stack
  - ▶ **PUSH** put an element on the top location of the stack
- ▶ Processors have (often) a special register:
  - ▶ **SP** (Stack Pointer)
- ▶ Two issues for the design of stack:
  - ▶ In what direction does the stack grow in the memory?
  - ▶ where does the stack-pointer point to?

3

3

## Stack (Cont')

1) Where does the Stack Pointer point to?




Small → Big / SP → Last Full

POP:  $\text{Reg} \leftarrow \text{Mem}[\text{SP}]$   
 $\text{SP} \leftarrow \text{SP} - 1$

PUSH:  $\text{SP} \leftarrow \text{SP} + 1$   
 $\text{Mem}[\text{SP}] \leftarrow \text{Reg}$

2) How does the stack grow?



Small → Big / SP → Next Empty

POP:  $\text{SP} \leftarrow \text{SP} - 1$   
 $\text{Reg} \leftarrow \text{Mem}[\text{SP}]$

PUSH:  $\text{Mem}[\text{SP}] \leftarrow \text{Reg}$   
 $\text{SP} \leftarrow \text{SP} + 1$

4

4

## Topics of this lecture

---


- ▶ Stack
- ▶ **ISA (RISC/CISC)** ⇐
- ▶ **ARC, A RISC Processor**
  - ▶ ISA
  - ▶ Pseudo-operations
  - ▶ Synthetic Instructions
  - ▶ Examples of Assembly Language Programs
  - ▶ Subroutine Linkage and Stacks

5

5

## The Instruction Set Architecture: the Interface


---



6

6


## Levels of abstraction



7

## The System Bus Model of a Computer System


A compiled program is copied from a hard disk to the memory. The CPU reads instructions and data from the memory, executes the instructions, and stores the results back into the memory.



Memory mapped I/O; I/O device uses part of the memory address space

## Instruction Fetch Execute cycle, *also called* Instruction Fetch Decode Execute cycle

---



▶ *next instruction is implicit!*

9

9

## Instructions

---

The vocabulary of the computer

▶ **issues:**

- ▶ instruction format
- ▶ location of operands
- ▶ number of operands
- ▶ addressing modes
- ▶ side effects: e.g. condition codes (Zero, Overflow, Negative,..)

▶ **Example instruction (ARC processor)**

`add %r1, %r2, %r3`

`10 00011 000000 00001 0 00000000 00010`

**assembly**

**machine code**

Often an RTL (Register Transfer Level) notation is used that describes the behavior:  $\%r3 \leftarrow \%r1 + \%r2$

Note: RTL is not standardized; e.g. another processor company can interpret the assembly instruction as:  $\%r1 \leftarrow \%r2 + \%r3$ . [If not explicitly mentioned else we will use the RTL description of the ARC processor.](#)

10

10

## Location of operands: General Purpose Registers

---

- ▶ Since 1975 machines use general purpose registers
- ▶ Advantages of these registers
  - ▶ registers are faster than memory (1 clock period vs multiple clock periods)
  - ▶ registers are easier for a compiler to use
  - ▶ registers can hold variables
    - memory traffic is reduced, so program is speed up
      - since registers are faster than memory
      - registers can be accessed in parallel
  - ▶ code density improves (since register named with fewer bits than memory location)

11

11

## Number of operands: 3 classes

---

**2/3 address machines** (can be memory/memory or register/register or register/memory):

2 address	add A,B	$\text{mem}[B] = \text{mem}[A] + \text{mem}[B]$
3 address	add A,B,C	$\text{mem}[C] = \text{mem}[A] + \text{mem}[B]$
3 address	add Ra,Rb,Rc	$Rc = Ra + Rb$

**1 address machines (Accumulator machines):**

1 address	add A	$\text{acc} = \text{acc} + \text{mem}[A]$	Acc is an implicit register
1 address	load Rb	$\text{acc} = \text{mem}[Rb]$	
1 address	store Rb	$\text{mem}[Rb] = \text{acc}$	

**0 address machines (stack):**

0 address	add	$\text{tos} = \text{tos} + \text{next}$	(tos=top of stack)
-----------	-----	---	--------------------


**Comparison:**

Bytes per instruction? Number of Instructions? Cycles per instruction?

12

12

## Block diagram Intel 8085



13

13

## Comparing Number of Instructions

Code sequence for  $(C = A + B)$  for four classes of instruction sets (A,B,C are memory addresses)

0 address Stack	1 address Accumulator	2 address (register-memory)	2/3 address (registers)
Push A	Load A	Load A,R1	Load A,R1
Push B	Add B	Add B,R1	Load B,R2
Add	Store C	Store R1,C	Add R1,R2,R3
Pop C			Store R3,C


Note: A,B and C are addresses (long)  
R1,R2 and R3 are registers (short)

14

14

## Addressing Objects: Endianess

- ▶ **Big Endian:** address of most significant byte at lowest byte address  
(xx00 = Big End of word)
  - ▶ IBM 360/370, Motorola 68k, MIPS, Sparc, HP PA, Intel-Itanium, ARC, SPARC
- ▶ **Little Endian:** address of least significant byte at lowest byte address
  - ▶ Intel 80x86, DEC Vax, DEC Alpha, Intel-Itanium




Word address is  $x$  for both big-endian and little-endian formats.

15

15

## Addressing Objects: Alignment

- ▶ **Alignment:** objects fall on address that is multiple of their size.
- ▶ E.g. for 32 bits and a memory location stores 1 byte



16

16

## Examples of addressing modes

Addressing mode	example	RTL
Register	Add R3, R4	$R4 \leftarrow R4 + R3$
Immediate	Add #3, R4	$R4 \leftarrow R4 + 3$
Register indirect	Add (R3), R4	$R4 \leftarrow R4 + \text{mem}[R3]$
Index (displacement)	Add 100[R1], R4	$R4 \leftarrow R4 + \text{mem}[R1 + 100]$
Relative	Add \$100, R4	$R4 \leftarrow R4 + \text{mem}[PC + 100]$
Direct or Absolute	Add 1001, R4	$R4 \leftarrow R4 + \text{mem}[1001]$
Memory indirect	Add [1001], R4	$R4 \leftarrow R4 + \text{mem}[\text{mem}[1001]]$
Post-increment	Add [R1]+, R4	$R4 \leftarrow R4 + \text{mem}[R1]$ $R1 \leftarrow R1 + 1$
Pre-decrement	Add -[R1], R4	$R1 \leftarrow R1 - 1$ $R4 \leftarrow R4 + \text{mem}[R1]$

Many different addressing modes!

Not all ISA's support these modes and/or use different names for it.


Also the syntax of an addressing mode can be different for an ISA.

You do not have to learn the addressing modes on this slide.

17

17

## Instruction Format (1)



19

19

## Instruction Format (2)

---

- If **code size** is most important, use variable length instructions.
- If **performance** is most important, use fixed length instructions.

### RISC/CISC

- **CISC** (complex instruction set computer)  
Many instruction and/or many addressing modes (e.g. Pentium)
- **RISC** (reduced instruction set computer)
  - relatively limited number of instructions
  - simpler instructions
  - simple addressing modes (bans indirect addressing) (e.g. ARM, MIPS)

20

20

## Topics of this lecture

---

- ▶ Stack
- ▶ ISA (RISC/CISC)
- ▶ **ARC, A RISC Processor** ⇐
  - ▶ ISA
  - ▶ Pseudo-operations
  - ▶ Synthetic Instructions
  - ▶ Examples of Assembly Language Programs
  - ▶ Subroutine Linkage and Stacks

21

21

---

# ARC processor (based on SPARC processor)

22

22

## Our example processor is the ARC

---

- ▶ The ARC instruction size is 32 bits
- ▶ Since 1980 almost every machine uses addresses to level of 8-bits (byte)
- ▶ A 32-bit word can be read as four loads of bytes from sequential byte addresses or as one 32-bit word
  - ▶ Aligned addressing!
  - ▶ Big endian (MSB on lowest address)

23


23

## Memory Map for the ARC

Memory locations are arranged linearly in consecutive order.

Each numbered location corresponds to an ARC word.

The unique number that identifies each word is referred to as its *address*.




24

© 2007 M. Murdocca and V. Heuring

24

## Abstract View of a CPU

The CPU consists of a data section containing registers and an ALU, and a control section, which interprets instructions and effects register transfers. The data section is also known as the *datapath*.




25

© 2007 M. Murdocca and V. Heuring

25

## Simplified view of datapath ARC processor



The ARC datapath is made up of a collection of registers known as the *register file* and the *arithmetic and logic unit (ALU)*.

26

© 2007 M. Murdocca and V. Heuring

26

## ARC User-Visible Registers

Register 00	%r0 [= 0]	Register 11	%r11	Register 22	%r22
Register 01	%r1	Register 12	%r12	Register 23	%r23
Register 02	%r2	Register 13	%r13	Register 24	%r24
Register 03	%r3	Register 14	%r14 [%sp]	Register 25	%r25
Register 04	%r4	Register 15	%r15 [link]	Register 26	%r26
Register 05	%r5	Register 16	%r16	Register 27	%r27
Register 06	%r6	Register 17	%r17	Register 28	%r28
Register 07	%r7	Register 18	%r18	Register 29	%r29
Register 08	%r8	Register 19	%r19	Register 30	%r30
Register 09	%r9	Register 20	%r20	Register 31	%r31
Register 10	%r10	Register 21	%r21		

↑  
%r0 is always 0

PSR	PC
← 32 bits →	← 32 bits →

► **'visible'** means part of the ISA

psr: processor status register

sp: stack pointer

pc: program counter

link: return address of function call

27

© 2007 M. Murdocca and V. Heuring

27

## ARC Assembly Language Format

---

- The ARC assembly language format is the same as the SPARC assembly language format.
- This example shows the assembly language format for ARC (and SPARC) arithmetic and logic instructions.

Label	Mnemonic	Source operands	Destination operand	Comment
lab_1:	add	%r1, %r2,	%r3	! Register + Register
lab_2:	add	%r1, 12,	%r3	! Register + Constant

28

© 2007 M. Murdocca and V. Heuring

28

## ARC Load / Store Format

---

In ARCTool: `st %r3, %r1`  
(no brackets)

- This example shows the assembly language format for ARC load and store instructions.

Label	Mnemonic	Source operand	Destination operand	Comment
lab_3:	ld	[%r1],	%r3	! %r3 ← M[%r1]
lab_4:	ld	[%r1+%r2],	%r3	! %r3 ← M[%r1+%r2]
lab_5:	ld	[%r1-122],	%r3	! %r3 ← M[%r1-122]
lab_6:	st	%r3,	[%r1]	! M[%r1] ← %r3
lab_7:	st	%r3, [%r1+%r2]		! M[%r1+%r2] ← %r3
lab_8:	st	%r3, [%r1-122]		! M[%r1-122] ← %r3

29

© 2007 M. Murdocca and V. Heuring

29

## Simple Example: Add Two Numbers

---

- The figure shows a simple program fragment using our `ld`, `st`, and `add` instructions. This fragment is equivalent to the C statement:

```
z = x + y;

ld    [x],    %r1
ld    [y],    %r2
add   %r1,    %r2,    %r3
st    %r3     [z]
```

- The ARC must first fetch the `x` and `y` operands from memory using LD instructions, and then perform the addition, and then store the result back into `z` using an ST instruction.

file: [add2numbers.asm](#) (on Canvas)

30

© 2007 M. Murdocca and V. Heuring

30

## ARC Fragment that Computes the Absolute Value

---

The function `abs` realized on the ARC processor:

```
abs(x) := if (x < 0) then x = -x;
```

the ARC fragment to implement this is:

```
.begin
.org 0
    ld[x], %r1
    subcc %r0, %r1, %r1    RTL: %r1 ← %r0 - %r1
    bneg over             bneg: branch if negative (N bit)
    st %r1, [x]
over: halt
x:    10
.end
```

Remember: `%r0` is always 0

File: [abs.asm](#)

© 2007 M. Murdocca and V. Heuring

31

31

## A Portion of the ARC ISA

- The ARC ISA is a subset of the SPARC ISA. A portion of the ARC ISA is shown here (the implementation in chapter 5 supports only this subset).


	Mnemonic	Meaning
Memory	<b>ld</b>	Load a register from memory
	<b>st</b>	Store a register into memory
Logic	<b>sethi</b>	Load the 22 most significant bits of a register
	<b>andcc</b>	Bitwise logical AND
	<b>orcc</b>	Bitwise logical OR
	<b>orncc</b>	Bitwise logical OR of rs1 and the inverse of rs2
Arithmetic	<b>srl</b>	Shift right (logical)
	<b>addcc</b>	Add
	<b>call</b>	Call subroutine
Control	<b>jmp1</b>	Jump and link (return from subroutine call)
	<b>be</b>	Branch if equal
	<b>bneg</b>	Branch if negative
	<b>bcs</b>	Branch on carry
	<b>bvs</b>	Branch on overflow
	<b>ba</b>	Branch always

32

© 2007 M. Murdocca and V. Heuring

32

## ARC Instruction and PSR Formats



PSR = Processor State Register

© 2007 M. Murdocca and V. Heuring

33

## %r0 is always 0; %r0 Trick

- ▶ Load a register from main memory:
  - ▶ The memory address is computed from two components:
    - $rs1 + rs2$ , or
    - $rs1 + \text{imm13}$  (sign extended).
  - ▶ If one component is not needed the assembler inserts %r0 (constant 0)
- ▶ Examples:

Table 4.2 Load instruction syntax and meaning

Example	Programmer writes:	Assembler inserts	Meaning
a)	<code>ld [%r5 + x], %r1</code>	<code>ld [%r5 + x], %r1</code>	$\%r1 \leftarrow M[\%r5 + x]$
b)	<code>ld [%r2 + %r4], %r1</code>	<code>ld [%r2 + %r4], %r1</code>	$\%r1 \leftarrow M[\%r2 + \%r4]$
c)	<code>ld [x], %r1</code>	<code>ld [%r0 + x], %r1</code>	$\%r1 \leftarrow M[x]$
d)	<code>ld [%r3], %r1</code>	<code>ld [%r3 + %r0], %r1</code>	$\%r1 \leftarrow M[\%r3]$

34

34

## Examples: ld, sethi

Table 4.3 Example (a): `ld [%r5 + x], %r1` with x is 2064

Field Name:	op	rd	op3 (ld)	rs1	i	imm13
Field Size (bits):	2	5	6	5	1	13
Field ID:		%r1	000000	%r5	1	2064
Object code:	11	00001	000000	00101	1	0100000010000

Table 4.4 Example (b): `ld [%r2 + %r4], %r1`

Field Name:	op	rd	op3 (ld)	rs1	i	00000000	rs2
Field Size (bits):	2	5	6	5	1	8	5
Field ID:		%r1	000000	%r2	0	00000000	%r4
Object code:	11	00001	000000	00010	0	00000000	00100

Table 4.6 Encoding `sethi 0x304F15, %r1`

Field Name:	op	rd	op2	imm22
Field Size:	2	5	3	22
Field ID:	2	%r1	100	0x304F15
Object code:	00	00001	100	1100000100111100010101

35

35

## ARC Pseudo-Ops

Pseudo-Op	Usage	Meaning
.equ	X .equ #10	Treat symbol X as (10) <sub>16</sub>
.begin	.begin	Start assembling
.end	.end	Stop assembling
.org	.org 2048	Change location counter to 2048
.dwb	.dwb 25	Reserve a block of 25 words
.global	.global Y	Y is used in another module
.extern	.extern Z	Z is defined in another module
.macro	.macro M a, b, ...	Define macro M with formal parameters a, b, ...
.endmacro	.endmacro	End of macro definition
.if	.if <cond>	Assemble if <cond> is true
.endif	.endif	End of .if construct
.align	.align 4	Round location counter up to even multiple of 4.

Pseudo-ops are instructions to the assembler. They are not part of the ISA, but instruct the assembler to do an operation at assembly time.

In this course we only use: .equ, .begin, .end, .org

36

© 2007 M. Murdocca and V. Heuring

36

## Synthetic Instructions

- Many assemblers will accept synthetic instructions that are converted to actual machine-language instructions during assembly. The figure below shows some commonly used synthetic instructions.

Synthetic Instruction	Instruction Generated	Comment
not <i>rs1</i> , <i>rd</i>	xnor <i>rs1</i> , %r0, <i>rd</i>	1's complement
neg <i>rs1</i> , <i>rd</i>	sub %r0, <i>rs1</i> , <i>rd</i>	2's complement
inc <i>rd</i>	add <i>rd</i> , 1, <i>rd</i>	increment by 1
dec <i>rd</i>	sub <i>rd</i> , 1, <i>rd</i>	decrement by 1
clr <i>rd</i>	and <i>rd</i> , %r0, <i>rd</i>	clear a register
cmp <i>rs1</i> , <i>reg_or_imm</i>	subcc <i>rs1</i> , <i>reg_or_imm</i> , %r0	compare, set ccs
tst <i>rs1</i>	orcc %r0, <i>rs1</i> , %r0	test
mov <i>reg_or_imm</i> , <i>rd</i>	or %r0, <i>reg_or_imm</i> , <i>rd</i>	Move a value
set value, <i>rd</i>	or %r0, value, <i>rd</i>	-4096 ≤ value ≤ 4095

A synthetic instruction is replaced with a single instruction

A Macro is replaced with a group of instructions (see chapter 6, page 219).

37

© 2007 M. Murdocca and V. Heuring

37

# ARC Example Program

```

! This program adds two numbers
.begin
.org 0

ld    [x], %r1      ! Load x into %r1
ld    [y], %r2      ! Load y into %r2
addcc %r1, %r2, %r3 ! %r3 <- %r1 + %r2
st    %r3, [z]      ! store %r3 into z
halt

x: 15
y: 9
z: 0

.end
<empty line after ".end">

```

38

38

**Simulator**

PC = 00000008

Used for interrupts. Is discussed in another lecture.

Registerfile

Program Counter and status bits

Program in memory: Source code, object code, highlighted is the instruction that is to be executed next

Main memory

Loc	BreakPt	HexWord	Source Code
[ 00000000 ]	<input type="checkbox"/>	c2002014	ld [14], %r1
[ 00000004 ]	<input type="checkbox"/>	c4002018	ld [18], %r2
[ 00000008 ]	<input type="checkbox"/>	86804002	addcc %r1, %r2, %r3
[ 0000000c ]	<input type="checkbox"/>	c620201c	st %r3, [z]
[ 00000010 ]	<input type="checkbox"/>	fffffff	halt
[ 00000014 ]	<input type="checkbox"/>	0000000f	sethi f, %r0
[ 00000018 ]	<input type="checkbox"/>	00000009	sethi 9, %r0
[ 0000001c ]	<input type="checkbox"/>	00000000	None

Loc	Offset 00	Offset 04	Offset 08	Offset 0c
[ 00000000 ]	c2002014	c4002018	86804002	c620201c
[ 00000010 ]	fffffff	0000000f	00000009	00000000
[ 00000020 ]	00000000	00000000	00000000	00000000
[ 00000030 ]	00000000	00000000	00000000	00000000

39

39

# DEMO ARCtools

Read Appendix B!  
B.1 till B.6

40

40

## A More Complex Example Program

Is the same as:  
`ld [%r4], %r5`

An ARC program sums five integers.

```
! This program sums LENGTH numbers
! Register usage:      %r1 - Length of array a
!                    %r2 - Starting address of array a
!                    %r3 - The partial sum
!                    %r4 - Pointer into array a
!                    %r5 - Holds an element of a
!
! Start assembling
.begin
.org 2048             ! Start program at 2048
.equ 3000            ! Address of array a
a_start
ld [length], %r1    ! %r1 ← length of array a
ld [address], %r2   ! %r2 ← address of a
andcc %r3, %r0, %r3 ! %r3 ← 0
loop:
andcc %r1, %r1, %r0 ! Test # remaining elements
be done           ! Finished when length=0
addcc %r1, -4, %r1 ! Decrement array length
addcc %r1, %r2, %r4 ! Address of next element
ld %r4, %r5       ! %r5 ← Memory[%r4]
addcc %r3, %r5, %r3 ! Sum new element into r3
ba loop           ! Repeat loop.

done:
jmpl %r15 + 4, %r0 ! Return to calling routine

length:          20           ! 5 numbers (20 bytes) in a
address:         a_start
.org a_start     ! Start of array a
a:
25              ! length/4 values follow
-10
33
-5
7

.end             ! Stop assembling
```

On the line  
`.begin`  
comment is not  
supported by the  
ARCTool !

`jmpl` is explained in  
a moment. For now  
it can be replaced with  
`halt`.

File: fig4\_22.asm

41

## subroutine

---

- ▶ Most programming languages support subroutines (functions, procedures)
- ▶ How to pass the arguments. Three ways are shown
  - ▶ Via registers in the register file
  - ▶ Via a data link area in main memory
  - ▶ Via a stack

42

42

## Subroutine Linkage – Registers

---

- Subroutine linkage with registers passes parameters in registers.

Call:  
Will store its current address in %r15  
(by convention) and then jumps to add\_1

Jmpl:  
A jump is made to address %r15+4.  
That is the instruction after the  
“call add\_1” instruction.

<pre>! Calling routine : : ld    [x], %r1 ld    [y], %r2 call  add_1 st    %r3, [z] : : x:   53 y:   10 z:    0</pre>	<pre>! Called routine ! %r3 ← %r1 + %r2  add_1: addcc %r1, %r2, %r3         jmp1  %r15 + 4, %r0</pre>
---	---

Jmpl can store its address in this register  
(in this case %r0 is used and will always be 0,  
see more on page 120. We will not use it this way).

File: fig4\_23\_subroutine.asm

© 2007 M. Murdocca and V. Heuring

43

43

## sethi

- ▶ It is not possible to load a register with a 32 bits value.
- ▶ `sethi const22,%r1` will load the 22 bits constant value in the upper 22 bits of register r1; lower 10 bits are 0
- ▶ Suppose you want to store 0x89ABCDEF (0x..→hex) in %r3
  - ▶ 1000 1001 1010 1011 1100 1101 1110 1111
  - ▶ Top 22 bits in blue → 10 0010 0110 1010 1111 0011 → 0x226AF3
  - ▶ Lower 10 bits → 01 1110 1111 → 0x1EF
  - ▶ Two instructions are needed, e.g.
    - `sethi 0x226AF3, %r3`
    - or `%r3, 0x1EF, %r3`

44

44

## Subroutine Linkage – Data Link Area

- Subroutine linkage with a data link area passes parameters in a separate area in memory. The address of the memory area is passed in a register (%r5 here).

<pre>! Calling routine : : st    %r1, [x] st    %r2, [x+4] sethi x, %r5 srl   %r5, 10, %r5 call  add_2 ld    [x+8], %r3 : : ! Data link area x: .dwb 3</pre>	<pre>! Called routine ! x[2] ← x[0] + x[1]  add_2: ld    %r5, %r8       ld    %r5 + 4, %r9       addcc %r8, %r9, %r10       st    %r10, %r5 + 8       jmp   %r15 + 4, %r0</pre> <div data-bbox="720 1594 1164 1681"><p>Note: ld %r5, %r8 is the same as ld [%r5], %r8 st %r10, %r5+8 is the same as st %r10, [%r5+8]</p></div>
--	--

File: fig4\_24\_data\_link\_area.asm

45

## Subroutine Linkage – Stack

- Subroutine linkage with a stack passes parameters on a stack.

<pre> ! Calling routine : : %sp .equ %r14 addcc %sp, -4, %sp st %r1, %sp addcc %sp, -4, %sp st %r2, %sp call add_3 ld %sp, %r3 addcc %sp, 4, %sp : </pre>	<pre> ! Called routine ! Arguments are on stack. ! %sp[0] ← %sp[0] + %sp[4] %sp .equ %r14 add_3: ld %sp, %r8       addcc %sp, 4, %sp       ld %sp, %r9       addcc %r8, %r9, %r10       st %r10, %sp       jmppl %r15 + 4, %r0 </pre> <p style="color: red; text-align: center;">Optimized program: the red %sp add and subtract instructions removed</p>
---	---

%sp .equ %r14  
is not supported by  
ARCTools. I replaced  
it with:

addcc %r0, 128, %r14  
(stack pointer points to address 128)

File: fig4\_25\_subr\_stack.asm (next slide)

Replace occurrences of %sp with %r14

46

© 2007 M. Murdocca and V. Heuring

46

## Complete example with stack

<pre> .begin .org 0 addcc %r0, 128, %r14 ! init SP (%r14) ld [op1], %r1 ld [op2], %r2 addcc %r14, -4, %r14 st %r1, %r14 addcc %r14, -4, %r14 st %r2, %r14 call add_3 ld %r14, %r3 addcc %r14, 4, %r14 st %r3, [op3] halt </pre>	<pre> ! Called routine ! Arguments are on stack ! %sp[0] ← %sp[0] + %sp[4] add_3: ld %r14, %r8       addcc %r14, 4, %r14       ld %r14, %r9       addcc %r14, 4, %r14       addcc %r8, %r9, %r10       addcc %r14, -4, %r14       st %r10, %r14       jmppl %r15+4, %r0 </pre> <p>! data op1: 53 op2: 10 op3: 0 .end</p>	<p>SP incremented and decremented. Optimize: remove both instructions</p>
---	--	---

47

47

## Next lecture

---

- ▶ Data path & Controller (subset) ARC
- ▶ Read chapter 5 and don't forget the exercises!

### Download from

<http://iisatech.com/murdocca/CAO>

- **ARCTools**

(use: Download ARCTools (iisatech.com http mirror) )